Joel Emer

Joel Emer's picture


Joel Emer is an Intel Fellow and Director of Microarchitcture Research at Intel in Hudson, Massachusetts and a Professor of the Practice in the Computer Science and Electrical Engineering department at MIT. Previously he worked at Compaq and Digital Equipment Corporation where he held various research and advanced development positions investigating processor microarchitecture for a variety of VAX and Alpha processors and developing performance modeling and evaluation techniques. He has made research contributions in simultaneous multithreading, processor pipeline organization, cache design, memory dependence prediction, performance modeling methodologies, analysis of the architectural impact of soft errors and early contributions to the now pervasive quantitative approach to processor evaluation. His current research interests include memory hierarchy design, processor reliability, reconfigurable logic-based computation and performance modeling.

He received a bachelor's degree with highest honors in electrical engineering in 1974, and his master's degree in 1975 -- both from Purdue University. He earned a doctorate in electrical engineering from the University of Illinois in 1979. Emer holds over 25 patents and has published more than 35 papers. He is a Fellow of both the ACM and the IEEE, and was the 2009 recipient of the Eckert-Mauchly award for lifetime contributions in computer architecture.


  • IEEE Micro: Top Picks in Computer Architecture (2013)
  • ACM Computing Reviews: Notable computing books and articles (2013)
  • Purdue University: Outstanding Electrical and Computer Engineer Alumni Award (2011)
  • ACM/SIGARCH - IEEE-CS/TCCA: Most Influential Paper Award (2011)
  • Eckert: Mauchly Award (2009)
  • Association for Computing Machinery: Fellow (2004)
  • Institute of Electrical and Electronics Engineers: Fellow (2004)