RISC-V is Inevitable
Krste Asanović
University of California, Berkeley
Add to Calendar
2023-03-20 13:00:00
2023-03-20 14:00:00
America/New_York
RISC-V is Inevitable
Abstract:RISC-V has grown from a university project into a global open standardwith a thriving ecosystem comprising hundreds of collaboratingorganizations, including most of the major companies in computing.This talk will describe how RISC-V is inevitable across all ofcomputing, displacing legacy proprietary instruction sets. RISC-V'stechnical advantages include a greater inherent efficiency thancompeting architectures, a sophisticated vector processing extension,and natural support for customized instruction set extensions. Butmore important that its technical advantages, RISC-V provides asuperior open-standard business model that encourages both competitionand collaboration, and which ensures long-term stability to protectsoftware investments.Krste Asanović is a Professor in the EECS Department at the Universityof California, Berkeley. He received a PhD in Computer Science from UCBerkeley in 1998 then joined the faculty at MIT, receiving tenure in2005. He returned to join the faculty at Berkeley in 2007, where heco-founded the Berkeley Parallel Computing Laboratory ("Par Lab"), andled the ASPIRE Lab, and co-led the ADEPT Lab. His main research areasare computer architecture, VLSI design, parallel programming andoperating system design. He is currently Co-Director of the newBerkeley SLICE lab, which is improving specialized computingecosystems, and is also an Associate Director of the Berkeley WirelessResearch Center. He leads the free RISC-V ISA project at Berkeley, isChairman of RISC-V International, and is a Co-Founder and Chief Architectat SiFive Inc. He is an ACM Fellow and an IEEE Fellow.Join Zoom Meetinghttps://mit.zoom.us/j/94217144481
32-D463 (Star) - note room change